

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

1. (ORIGINAL) A circuit comprising:

a register stack configured as (i) a plurality of segments addressable through a segment address signal and (ii) a plurality of registers within each of said plurality of segments, said plurality of registers being addressable through a register address signal; and

a control circuit configured to (i) store a plurality of register states, (ii) store a segment count signal, and (iii) present said segment address signal responsive to said plurality of register states, said segment count signal, and said register address signal.

2. (CURRENTLY AMENDED) The circuit according to claim 1, wherein at least one of said register states is fixed in a global state.

3. (ORIGINAL) The circuit according to claim 1, wherein at least one of said register states is fixed in a stackable state.

4. (PREVIOUSLY PRESENTED) The circuit according to claim 1, wherein said register stack further comprises:

a first portion disposed within a processor and configured as at least one segment of said plurality of segments;  
5 and

a second portion disposed external to said processor and configured as at least one segment of said plurality of segments.

5. (PREVIOUSLY PRESENTED) The circuit according to claim 1, wherein said control circuit comprises:

a status circuit configured to present a gating signal responsive to said register address signal.

6. (ORIGINAL) The circuit according to claim 5, wherein said status circuit comprises:

a comparator configured to present said gating signal responsive to said plurality of register states and said register  
5 address signal.

7. (ORIGINAL) The circuit according to claim 5, wherein said status circuit comprises:

a memory device configured to store said plurality of register states and present said gating signal responsive to said  
5 plurality of register states and said register address signal.

8. (PREVIOUSLY PRESENTED) The circuit according to claim 17, wherein said plurality of logic gates are further configured to present said segment address signal as a

predetermined address responsive to said gating signal having a  
5 global state.

9. (ORIGINAL) The circuit according to claim 8, wherein  
said status circuit comprises:

a comparator configured to present said gating signal  
responsive to said plurality of register states and said register  
5 address signal.

10. (ORIGINAL) A method of controlling a register stack  
comprising the steps of:

(A) comparing a register address with a plurality of  
register states to present a gating signal;

5 (B) gating a segment count with said gating signal to  
present a segment address; and

(C) addressing said register stack with said register  
address and said segment address.

11. (ORIGINAL) The method according to claim 10, wherein  
step (A) further comprises the sub-steps of:

presenting a signal communicating said plurality of  
register states; and

5 selecting one of said plurality of register states as  
said gating signal based upon said register address.

12. (ORIGINAL) The method according to claim 10, further comprising the step of:

setting said plurality of register states in response to a reset handler operation.

13. (ORIGINAL) The method according to claim 10, further comprising the step of:

incrementing said segment address in response to a push instruction.

14. (ORIGINAL) The method according to claim 13, further comprising the step of:

decrementing said segment address in response to a pop instruction.

15. (ORIGINAL) A circuit comprising:

means for storing a register stack configured as (i) a plurality of segments addressable through a segment address and (ii) a plurality of registers within each of said plurality of segments, said plurality of registers being addressable through a register address;

means for storing a plurality of register states;

means for storing a segment count; and

means for presenting said segment address responsive to said register address and said plurality of register states and said segment count.

16. (PREVIOUSLY PRESENTED) The circuit according to claim 1, wherein said control circuit comprises:

a counter configured to present said segment count signal.

17. (PREVIOUSLY PRESENTED) The circuit according to claim 5, wherein said control circuit further comprises:

a plurality of logic gates configured to present said segment address signal responsive to said gating signal and said segment count signal.

18. (PREVIOUSLY PRESENTED) The method according to claim 10, further comprising the step of:

presenting said segment address as a predetermined address responsive to said gating signal having a global state.

19. (PREVIOUSLY PRESENTED) The method according to claim 10, comprises the step of:

storing said register states prior to said comparing.

20. (PREVIOUSLY PRESENTED) The method according to claim 10, further comprising the step of:

storing said segment count prior to said gating.